1.
Study on Architectures System for Chip Platforms Using Dynamic Scan: Investigating Methods to Optimize Power Consumption in Chip Platforms. JASRAE. 2019;16(4):2055-2059. Accessed March 13, 2026. https://ignited.in/index.php/jasrae/article/view/10787