[1]
“Simulation and Fault Analysis of HVDC Line Protection using C.B.: Simulation and analysis of HVDC line protection using resistive superconducting fault current limiters”, JASRAE, vol. 16, no. 3, pp. 101–107, Mar. 2019, Accessed: Jun. 27, 2025. [Online]. Available: https://ignited.in/index.php/jasrae/article/view/10832